The new standard for digital video broadcast DVB-S2 features Low-Density Parity-Check (LDPC) 
Introduction
The new DVB-S2 standard [1] features a powerful forward error correction (FEC) system which enables transmission close to the theoretical limit (Shannon limit). This is enabled by using Low-Density Parity-Check (LDPC) codes [2] one of the most powerful codes known today which can even outperform Turbo-Codes [3] . To provide flexibility 11 different code rates ranging from (R = 1 / 4 up to 9 / 10 ) are specified with a codeword length up to 64800 bits. This huge maximum codeword length is the reason for the outstanding communications performance (∼0.7dB to Shannon) of this DVB-S2 LDPC code proposal, so in this paper we only focus on the codeword length of 64800 bits. To yield this performance, the decoder has to iterate 30 times. At each iteration up to 300 000 data are scrambled and calculated. This huge data processing, storage and network/interconnect requirements is a real challenge for the decoder realization.
A LDPC code can be represented by a bipartite graph. For the DVB-S2 code 64800 so called variable nodes (VN) and 64800 * (1 − R) check nodes (CN) exist. The connectivity of these two type of nodes is specified in the standard [1] . For decoding the LDPC code messages are exchanged iteratively between this two type of nodes, while the node processing is of low complexity. Within one iteration first the variable nodes are procesed, then the check nodes.
For a fully parallel hardware realization each node is instantiated and the connections between them are hardwired. This was shown in [4] for a 1024 bit LDPC code. But even for this relatively short block length severe routing congestion problems exist. Therefore a partly parallel architecture becomes mandatory for larger block length, where only a subset of nodes are instantiated. A network has to provide the required connectivity between VN and CN nodes. But realizing any permutation pattern is very costly in terms of area, delay and power.
To avoid this problem a decoder first design approach was presented in [5] . First an architecture is specified and afterwards a code is designed which fits this architecture. This approach is only suitable for regular LDPC code where each VN has the same number of incident edges, the CN respectively. But for an improved communications performance so called irregular LDPC codes are mandatory [6] , where the VN nodes are of varying degrees. This is the case for the DVB-S2 code. In [7] we have presented a design method for irregular LDPC codes which can be efficiently processed by the decoder hardware. We used so called irregular repeat accumulate (IRA) codes [8] which are within the class of LDPC codes with the advantage of a very simple (linear) encoding complexity. In general, LDPC code encoder are very difficult to implement due to the inherent complex encoding scheme.
The LDPC codes as defined in the DVB-S2 standard are IRA codes, thus the encoder realization is straight forward. Furthermore, the DVB-S2 code shows regularities which can be exploited for an efficient hardware realization.
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Figure 1. Tanner graph for the DVB-S2 LDPC code
These regularities are also the base for our methodology introduced in [7] . In this paper we show how to exploit these regularities and present an efficient mapping of VN and CN nodes to hardware instances. Memory area and access conflicts are most critical in this mapping process. Thus we used simulated annealing to minimize memory requirements and avoidance of RAM access conflicts.
We present to the best of our knowledge the first IP core capable to process all specified code rates in the DVB-S2 standard. We show synthesis results using a 0.13µm technology.
The paper is structured as follows: the DVB-S2 LDPC codes and the decoding algorithm are presented in Section 2. In Section 3 the mapping of nodes to hardware instances is explained. The overall decoder architecture is shown in Section 4. Section 5 gives synthesis results and Section 6 concludes the paper.
DVB-SLDPC Codes
LDPC codes are linear block codes defined by a sparse binary matrix (parity check matrix) H. The set of valid codewords x ∈ C have to satisfy
A column in H is associated to a bit of the codeword and each row corresponds to a parity check. A nonzero element in a row means that the corresponding bit contributes to this parity check. The code can best be described by a Tanner graph [6] , a graphical representation of the associations between code bits and parity checks. Code bits are shown as variable nodes (circles), and parity checks as check nodes (squares), with edges connecting them. The number of edges on each node is called the node degree. If the node degree is identical for all variable nodes, the corresponding parity check matrix is called regular, otherwise it's irregular.
By carefully inspection of the construction rules, the DVB-S2 parity check matrix consists of two distinctive parts: a random part dedicated to the systematic information, and a fixed part that belongs to the parity information. The Tanner graph for DVB-S2 is shown in Figure 1 . There exist two types of variable nodes, the information (IN) and parity nodes (PN), corresponding to the systematic and parity bits respectively. The permutation Π represents the random matrix part of the connectivity between IN and CN nodes, while the PN nodes are all of degree two and are connected in a fixed zigzag pattern to the CN nodes. The N check nodes have a constant degree k. The K information nodes consist of two subsets f j and f 3 , with f the number of IN nodes of degree j and 3. Table 1 summarizes the code rate dependent parameters as defined in the standard [1] . The connectivity of the IN and CN nodes is defined by the DVB-S2 encoding rule
p j is the jth parity bit, i m the mth information code bit, and x, q, and N are code rate dependent parameters specified by the DVB-S2 standard. Equation 2 determines the entries of the parity check matrix. The mth column has nonzero elements in each row j, thus the permutation Π generates one edge between every CN m and IN j. The fixed zigzag connectivity of the PN and CN nodes is defined by the encoding scheme:
This is a simple accumulator. The corresponding part of the parity check matrix has two nonzero elements in each column, forming a square banded matrix. This type of LDPC codes with this simple encoding procedure are also called irregular repeat accumulate (IRA) codes [8] .
Decoding Algorithm
LDPC codes can be decoded using the message passing algorithm [2] . It exchanges soft-information iteratively between the variable and check nodes. The update of the nodes can be done with a canonical scheduling [2] : In the first step all variable nodes must be updated, in the second step all check nodes respectively. The processing of individual nodes within one step is independent, and can thus be parallelized. The exchanged messages are assumed to be loglikelihood ratios (LLR). Each variable node of degree i calculates an update of message k according to:
with λ ch the corresponding channel LLR of the VN and λ i the LLRs of the incident edges. The check node LLR updates are calculated according to
For fixed-point implementations it was shown in [9] that the total quantization loss is ≤ 0.1db when using a 6 bit message quantization compared to infinite precision. For a 5 bit message quantization the loss is 0.1-0.2 dB [6] .
Optimized update of degree 2 Parity Nodes
The DVB standard supports LDPC codes ranging from code rate R = 1 / 4 to R = 9 / 10 . Each code has one common property: the connectivity of the check nodes caused by the accumulator of the encoder. CN 0 is alway connected to CN 1 by a variable node of degree 2 and so on for all CN nodes. A variable node of degree 2 has the property that the input of the first incident edge is the output of the second incident edge (plus the received channel value) and vice versa. For a sequential processing of the check nodes (e.g. from left to right in Figure 1 ) an already updated message can directly passed to the next check node due to the simple zigzag connectivity. This immediate message update changes the con- The difference in the update scheme is presented in Figure 2 . Only the connectivity between check nodes and parity nodes is depicted, the incident edges from the information nodes are omitted. Figure 2a) shows the standard belief propagation with the two phase update. In the first phase all messages from the PN to CN nodes are updated, in the second phase the messages from CN to PN nodes respectively. The message update within one phase is commutative and can be fully parallized. Figure 2b) shows our new message update scheme in which the new CN message is directly passed to the next CN node. This data flow is denoted as a forward update and corresponds to a sequential message update. The backwards update from the PN to CN nodes is again a parallel update. Note that a sequential backwards update would result in a maximum a posteriori (MAP) algorithm.
This new update scheme improves the communications performance. For the same communications performance 10 iterations can be saved i.e. 30 iterations instead of 40 have to be used. Furthermore we need to store only one message instead of two messages for the next iteration, which is explained in more detail in Section 4.
Hardware mapping
As already mentioned only partly parallel architectures are feasible. Hence only a subset P of the nodes are instantiated. The variable and check nodes have to be mapped on these P functional units. All messages have to be stored during the iterative process, while taking care of RAM access conflicts. Furthermore we need a permutation networks which provides the connectivity of the Tanner graph. We can split the set of edges E connecting the check nodes in two subsets E IN and E PN , indicating the connections between CN/IN nodes and CN/PN nodes respectively. The subsets are shown in Table 2 for each code rate. Furthermore the q factor of Equation 2 is listed. The implementation of E IN is the challenging part, since this connectivity (Π) changes for each code rate. The realization of E PN is straightforward, thus we focus on the mapping of the IN and CN nodes.
Due to the varying node degrees the functional nodes process all incoming messages in a serial manner. Thus a functional node can except one message per clock cycle and produces at most one updated message per clock cycle.
A careful analysis of Equation 2 shows that the connectivity of 360 edges of distinct information nodes are determined by just one value x, while q is a code rate dependent constant, see Table 2 .
These 360 edges can be processed simultaneously by P = 360 functional units. Within a half iteration a functional unit has to process q * (k − 2) edges. (k − 2) is the number of edges between one check node and information nodes. For each code rate q was chosen to satisfy the constraint
It guarantees that each functional unit has to process the same amount of nodes which simplifies the node mapping. Figure 3 shows the mapping of the IN and CN nodes for the LDPC code of rate R = 1 / 2 . Always 360 consecutive VN nodes are mapped to 360 functional units. To each functional unit a RAM is associated to hold the corresponding messages (edges). Please note that for each IN of degree 8, 8 storage places are allocated to this VN, because each incident edge has to be stored.
The check nodes mapping depends on the rate dependent factor q. For R = 1 / 2 the first q = 90 CN nodes are mapped to the first functional unit. The next 90 CN nodes are mapped to the next producer and so on. Again the CN number corresponds to CN degree storage locations.
This node mapping is the key for an efficient hardware realization, since it enables to use a simple shuffling network to provide the connectivity of the Tanner graph. The shuffling network ensures that at each cycle 360 input messages are shuffled to 360 distinct target memories. Thus we have to store E IN /390 = 450 shuffling and addressing information for the R = 1 / 2 code, see Table 2 for the other code rates. The shuffling offsets and addresses can be extracted from the x tables provided by [1] .
Decoder Architecture
Based on the message mapping described in the previous chapter, the basic architecture of the DVB-S2 LDPC decoder is shown in Figure 4 . It consists of functional units which can process the functionality of variable and check nodes. This is possible, since only one type of the node are processed during one half iteration. The IN message memories banks hold the messages which are exchanged between information and check nodes. Furthermore we have memories for storing the exchanged messages for the parity nodes (PN message memories), which are all of degree two. The address and shuffling RAM together with the shuffling network provides the connectivity of the Tanner graph.
As mentioned the decoder processes 360 nodes in parallel so 360 messages have to be provided per cycle. All 360 messages are read from the same address from the IN message memory bank. Though, for the information node processing we just increment the reading address. The functional unit can accept each clock cycle new data, while a control flag just labels the last message belonging to a node and starts the output processing. The newly produced 360 messages are then written back to the same address location but with a cyclic shift, caused by the shuffling network. To process the check nodes we have to read from dedicated addresses, provided by the address RAM. These addresses were extracted from node mapping as described in the previous chapter. Again 360 messages are read per clock cycle and written back to the same address after the processing via the shuffling network. This ensures that the messages are shuffled back to their original position.
The processing of the parity nodes can be done concurrently during the check node processing, by using the update scheme described in Section 2.2. Each functional (Figure 3 ). The message which is passed during the forward update of the check nodes is kept in the functional unit. Only the messages of the backward update has to be stored which reduces the memory requirements for the zigzag connectivity to E PN /2 messages. The PN message memories are only read and written during the check node phase, while the channel (CH) RAMs delivers the corresponding received channel value.
We use single port SRAMs due to area and power efficiency. Hence we have to take care of read/write conflicts during the iterative process. Read/write conflicts occur, since data are continously read from the 360 RAMs and provided to the functional units, while new processed messages have to be written back.
The check node processing is the most critical part. We have to read from dedicated addresses extracted during the mapping process. Therefore, the IN message memory block is partitioned in 4 RAMs which is shown in Figure 5 . Even if the commutativity of the message processing within a check node is exploited all write conflicts can not be avoided. Therefore a buffer is required to hold a message if writing is not possible due to a conflict. We use simulated annealing to find the best addressing scheme to reduce RAM access conflicts and hence to minimize the buffer overhead. This optimization step ensures that only one buffer is required which holds for all code rates. Per clock cycle we read data from one RAM, and write at most 2 data back to two distinct RAMs, coming from the buffers or the shuffling network. The two least significant bits of the addresses determines the assignment to a partition. This allows a simple control flow, which just has to compare the reading and the writing addresses of the current clock cycle.
The resulting decoder throughput T is
with I the number of information bits to be decoded and #cyc the number of cycles to decode one block including the input/output (I/O) processing.
The number of cycles is calculated as
P . Thus Equation 7 yields:
The part
is the number of cycles for input/output (I/O) processing. The decoder is capable to receive 10 channel values per clock cycle. Reading a new codeword of size C and writing the result of the prior processed block can be done in parallel with reading/writing P IO data concurrently. The latency T latency for each iteration depends on the processing units and the shuffling network.
Results
The LDPC decoder is implemented as a synthesizable VHDL model. Results are obtained with the Synopsis Design Compiler based on a ST Microelectronics 0.13µm CMOS technology. The maximum clock frequency is 270 MHz under worst case conditions. The decoder is capable to process all specified code rates of the DVB standard with Table 3 shows the synthesis results for a 6 bit message quantization of the channel values and the exchanged messages. The overall area is 22.74mm 2 . The area is determined by different code rates. R = 1 / 4 has the largest set of parity nodes and defines the size of the PN message memories. While the rate R = 3 / 5 has the most edges to the informtion nodes and hence determines the size of the IN message memory banks. The size of a functional node depends on the maximum IN and PN degree, respectivly (R = 2 / 3 and R = 9 / 10 ).
The area is splitted in three parts: RAMs, logic and the shuffling network. Storing the messages yields the major part of the RAM area with 9.12mm 2 . It is important to note, that only an area of 0.075mm 2 is required to store the connectivity of the Tanner graph. This shows the efficiency of our architectural approach. The logic area of the functional nodes with 10.8mm 2 is a major part of the overall area. This is due to the required flexibility of the different code rates. We also placed and routed the shuffling network to test routing congestions. Due to its regularity no congestions resulted, its area is dominated by the logic cells.
Conclusion
Low-Density Parity-Check codes are part of the new DVB-S2 standard. In this paper we presented to the best of our knowledge the first published IP core for DVB-S2 LDPC decoding. We explained how to explore the code structure for an efficient hardware mapping and presented a decoder architecture which can process all specified code rates ranging from R = 1 / 4 to R = 9 / 10 . 
